

(12) UK Patent Application (19) GB (11) 2 303 521 (13) A

(43) Date of A Publication 19.02.1997

(21) Application No 9615000.8

(22) Date of Filing 17.07.1996

(30) Priority Data

(31) 08503198

(32) 17.07.1995

(33) US

(71) Applicant(s)

PMC-Sierra INC

(Incorporated in Canada - British Columbia)

1105 -8555 Baxter Place, Burnaby, British Columbia,
V5A 4V7, Canada

(72) Inventor(s)

Charles Kevin Huscroft

John R Bradshaw

Kenneth M Buckland

Riccardo G Dorbolo

David Walden Wong

(51) INT CL⁶

H04Q 11/04 , H04L 12/56

(52) UK CL (Edition O)

H4K KTK

(56) Documents Cited

US 5485456 A

US 5418786 A

(58) Field of Search

UK CL (Edition O) H4K KTK

INT CL⁶ H04J 3/24 , H04L 12/56 , H04Q 11/04

Online: WPI, INSPEC

(74) Agent and/or Address for Service

Brewer & Son

Quality House, Quality Court, Chancery Lane, London,
WC2A 1HT, United Kingdom

(54) ATM layer device coupled to a plurality of physical layer devices

(57) At ATM layer device 10 interfaces between an ATM switch 12 and a plurality of physical layer devices 14. The ATM layer device 10 can perform a number of ATM layer functions, for example, cell identification, translation, policing, monitoring and management functions, prior to the cell being received by the ATM core switch 12. In the ingress mode, a bus 20 operating according to the UTOPIA protocol connects the plurality of physical layer devices 14 with the ATM layer device 10. Switch routing information is prepended and postpended to cells destined to enter the switch 12. In the egress mode, this information is removed after the cells have left the switch, before they are transmitted to the multiple physical layer devices 14.




Fig. 1

GB 2 303 521 A




Fig. 1

2/7




Fig. 2

3 / 7





Fig. 3

Bit 15 Bit 8 Bit 7 Bit 0



5/7




Fig. 5

6/7

Routing Word




Fig. 6

7/7

SA	MSB (39)										LSB (0)
0000	Reserved for Search Table										
0001	MSN (8)		TUC (16)				Reserved for Search Table				
0010	Routing ID (12)			VPI (12)			VCI (16)				
0011	Config. (4)		Status (4)		Extended Status (8)		OAM Config. (8)		UDF (8)		PHY ID (8)
0100	L#1 (14)			TAT#1 (26)							
0101	L#2 (14)			TAT#2 (26)							
0110	I#2 (20)			I#1 (20)							
0111	Unused (2)		Reserved (2)		Action #1 (2)		Action #2 (2)		count of non-compliant CLP=1 cells (16)		count of non-compliant CLP=0 cells (16)
1000	Output Header (40)										
1001	Pre/Postpend (40)										
1010	Pre/Postpend (40)										
1011	Unused (8)			CLP=0 cell count (32)							
1100	Unused (8)			CLP=1 cell count (32)							
1101	Unused (8)			Current Cell Count (16)				BIP 16 (16)			
1110	Backward Reporting Counts										
	SECB (8), Lost Cells (8), Misinserted Cells (8), BIPV (16)										
1111	Forward Monitoring Counts										
	SECB (8), Lost Cells (8), Misinserted Cells (8), BIPV (16)										

Fig. 7

ATM LAYER DEVICE**FIELD**

The present invention relates to a device which
5 receives asynchronous transfer mode cells (ATM) from
multiple physical layer devices, performs a number of ATM
layer functions such as cell identification, translation,
policing, monitoring and management functions prior to the
cells being received by an ATM switch core. The device
10 also receives cells output by the switch core and transmits
them to multiple physical layer devices.

BACKGROUND

Asynchronous Transfer Mode (ATM) is a
15 telecommunications concept defined by standards established
by the American National Standard for Telecommunications
(ANSI) and the International Telephone and Telegraph
Consultative Committee (CCITT), a predecessor standards
committee to the International Telecommunication Union
20 (ITU), for carriage of a complete range of user traffic,
including voice, data and video signals on any User-to-
Network Interface (UNI) and to facilitate multi-media
networking between high speed devices such as workstations,
super computers, routers or bridges. The user network
25 interface converts from one protocol, such as SONET, DS-3,
to another such as ATM in going between, in this case,
telephone communication lines and an ATM system such as a
LAN. In this case, the telephone communications protocol
and the ATM system employed at the User Network Interface
30 are called the physical layers and the UNI is called the
physical layer device. The physical layer is the lowest
level of communication between networks or within a
network. The physical layer also communicates with the
next highest layer, the ATM layer. Thus, in considering a
35 system consisting of a central office and a network, the
physical layer would include the transmission lines or
physical medium along which the information travels from
central office to the network and back. Alternately, the

physical layer within a network could be the physical medium which carries information to and from a given station and interfaces with the next higher layer, which is an ATM layer, for that station. Information would then go
5 to and from the ATM layer, to and from an adaptation layer device and then to and from an end user.

ATM switches are required in order to direct ATM cells between end users, between end users in one ATM
10 network and those in another or from end users in one network through a public network to those in another network. On each side of an ATM switch there is an ATM layer device which performs various functions such as cell identification, translation, policing, monitoring and
15 management.

A cell bus operating according to specifications known by the acronym UTOPIA is widely employed on physical devices in view of its simplicity. The UTOPIA
20 specification provides 53 bytes of 8 bit wide bytes or 16 bit wide words with 27 words per cell.

Accordingly, it is an aim of the invention to provide a single ATM layer device which performs all of the
25 functions required in interfacing between an ATM physical layer device and an ATM switch. It is a further aim of the invention to utilize a standard UTOPIA cell bus interface in the connection between the physical layer device and the ATM switch core.

30

SUMMARY OF THE INVENTION

According to the invention there is provided an ATM layer device for interfacing between physical layer devices and an ATM switch comprising a single input cell interface capable of coupling to a plurality of physical layer devices.

Preferably the device includes a single output cell interface capable of interfacing with a plurality of physical layer devices coupled to the input cell interface. By having single input and output cell interfaces which can couple to a plurality of physical layer devices, a given system can be extended to include a greater number of physical layer devices without a corresponding increase in the number of input and output cell interfaces.

Advantageously, the device has means for prepending and postpending of switch routing information to cells destined to enter the switch and for removing such information from cells having left the switch and means for selectively activating and deactivating the means for prebending and postbending.

The device may further have a single shared bus capable of coupling to a plurality of physical layer devices and the input cell interface.

By combining physical layer device identification information in the cell prepended and postpending information with VPI/VCI values, cell identification may be made.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed to characterize the invention are set forth in the appended claims. The invention itself, however, as well as other features and advantages thereof, will be best understood by reference to the detailed description which follows, read in conjunction with the accompanying drawings, wherein:

FIG. 1 is a schematic diagram showing the interconnection of the ATM layer device with the physical layer devices and the switch core;

5 FIG. 2 is a schematic diagram showing the cell structure of a 5-octet header and a 48-octet information field for an ATM cell from a physical layer device;

10 FIG. 3 is a schematic diagram of the UTOPIA 8 bit wide data structure with prepends and postpends;

FIG. 4 is a schematic diagram of the UTOPIA 16 bit wide data structure with prepends and postpends;

15 FIG. 5 is a schematic diagram showing details of the ATM layer device;

FIG. 6 is a schematic diagram showing the search keys and their concatenation to form a routing word; and
20

FIG. 7 is a table of virtual channel entries.

DETAILED DESCRIPTION WITH REFERENCE TO THE DRAWINGS

Referring to Figure 1, an ATM layer device 10 has
25 an input coupled to a UTOPIA bus 22 that connects to a number of physical layer devices 14 and an output coupled by enhanced UTOPIA bus 23 to ATM switch 12. The other side of ATM switch 12 outputs onto an enhanced UTOPIA bus 25 and into ATM layer devices 28. The physical layer
30 devices 14 couple to transmission links 16 and 18 which may be fiber optic lines. The UTOPIA cell bus 30 is used as an operation and management cell bypass which forwards operation and management specifications directly from one ATM layer device 10 on one side of ATM switch 12 to an ATM
35 layer device 28 on the other side without going through the ATM switch 12.

In operation, digital signals received on link 16 which may be from another network or a central office exchange are received by the physical layer device 14 which converts the incoming signals to ATM cells of the correct protocol which are output on the UTOPIA bus 22. The signals on bus 22 are directed to a corresponding ATM layer device 10 which performs all of the required ATM layer functions such as cell identification, cell header translation, adding switch routing information to cells, virtual channel policing, cell counting for billing and monitoring purposes, low priority cell discard during times of switch congestion, performance monitoring and operation and management handling. The cells which have been processed by the ATM layer devices 10 are placed on an enhanced UTOPIA bus 23 capable of handling the information added to each cell by the ATM layer device 10 and then directed to ATM switch 12. Switch 12 can connect to ATM end user devices (not shown) or to a public ATM network equipment (also not shown). The output of the ATM switch 12 is placed on enhanced UTOPIA bus 25 and sent through another ATM layer device 28. The ATM layer devices 28 route the cells on bus 32 to the physical layer device 14 as indicated either by the cell identification or as specified by the ATM switch 12 for each cell.

Operating and Management (OAM) cells are sent on UTOPIA bus 30 to the ATM layer device 28 on the other side of ATM switch 12 bypassing the ATM switch 12. The output of the ATM layer device 28 is directed on UTOPIA bus 32 to one of the physical layer devices 14 as dictated by the routing information contained in the cell.

Referring to Figure 2 there is shown the cell structure for an ATM cell as transmitted or received by a physical layer device 14. The cell is 8 bits wide, although it could be 16 bits wide as well, and has 53 octets or bytes of which bytes 1 to 5 contain the header

information. The lowest bit number in the field represents the lowest order value with bits within an octet sent in decreasing order starting with bit 8. The octets themselves are sent in increasing order, starting with
 5 octet 1. For all fields, the first bit sent is the most significant bit (MSB). The information contained in the header includes Virtual Path Identifier (VPI), Generic Flow Control (GFC), Virtual Channel Identifier (VCI), Payload Type (PT), Cell Loss Priority (CLP), and Header Error
 10 Control (HEC). The VPI/VCI fields are the routing fields and contain 24 or 28 bits, 8 or 12 bits for VPI and 16 bits for VCI.

Referring to Figure 3, an enhanced UTOPIA bus
 15 which includes all of the standard UTOPIA control signals and data buses, also includes the capability of adding prepend bytes 40 and postpend bytes 42. Figure 3 shows these prepend and postpend bytes 40 and 42, respectively, on an 8 bit wide data structure wherein there are a total
 20 of 53 cell bytes and up to a combined total of 10 prepend bytes 40 and/or postpend bytes 42 determined in accordance with the following rule:

$$X > \text{or} = 0, Y > \text{or} = 0, X+Y < \text{or} = 10$$

25

Referring to Figure 4, a corresponding 16 bit wide data structure is shown with 27 words 50 for the cell plus a combined total of up to 5 postpends 51 and prepends 54 determined in accordance with the rule:

30

$$X > \text{or} = 0, Y > \text{or} = 0, X+Y < \text{or} = 5$$

In order to accommodate the extended cell structures, the receive and transmit start-of-cell
 35 indicators, must go high for the first byte or word of the extended cell. The receive cell available and transmit cell enable signals, must be maintained for the extra

number of cycles required for the entire extended cell to be transferred. Alternatively, new signals could be utilized which remain high for the entire cell transfer period.

5

ATM cells are identified using the Virtual Path Identifier/Virtual Channel Identifier (VPI/VCI) in their headers. When cells enter an ingress ATM layer device 10, from multiple physical layer devices 14, the VPI/VCI values may not be unique between different physical layer devices 14. As a result, source information is included with the VPI/VCI value to indicate which physical layer device 14 the cell came from when the cell identification is made. This source information comes from the portion of the ATM layer device 10 or 28 which controls which ATM physical layer device 14 is transferring a cell to it at any one given time.

When cells with prepends and postpends enter an egress ATM layer device 28 from the switch core 12, the identification of those cells may require consideration of the prepended and postpended information. Depending on the switch design, unique cell identification information may be incorporated in that information.

25

A more detailed structure for the ATM layer device 10 is shown in Figure 5 in which incoming cells are received by an input cell interface 50 which can connect to up to 32 physical layer devices 14 when used on an ingress between physical layer devices 14 and a switch core 12, or to the switch core 12 when used on the egress side of the switch 12. The cells arriving at the input cell interface 50 may contain prepended or postpended routing information. Received cells are stored in a 4 cell deep input FIFO buffer 52. The input FIFO buffer 52 provides for the separation of internal timing from asynchronous external devices and filters all unassigned and idle cells.

Unassigned cells are identified by an all zero VPI/VCI value and CLP = 1 and are filtered with an idle cell count increment.

5 After passing through buffer 52 cells are placed on an internal bus 51 where they are available to cell processor 62. Cell processor 62 which controls various stages of the cell processing in conjunction with other portions of the ATM layer device 10 such as the external
10 ram address look-up 70, the microprocessor ram arbitration 74, the microprocessor interface 60, the microprocessor cell buffer 64, and the auxiliary cell FIFO buffer 72. An auxiliary cell interface 75, coupled to the auxiliary cell FIFO buffer 72, provides a byte wide Utopia bus port to
15 pass dropped or newly created cells to or from an external device such as backward reporting OAM cells from an ingress to an egress ATM layer device 10. The auxiliary cell interface 75 can be configured as either an input or an output port. The microprocessor interface 60 is provided
20 for device configuration, control, and monitoring by an external microprocessor. Normal mode registers, test mode registers and the external SRAM (not shown) can be accessed through this port. The microprocessor cell buffer 64 is a 4 cell buffer to which cells received on the input cell
25 interface 50 can be routed based on the contents of the cell. The external ram address look-up 70 and the microprocessor ram arbitration 74 support use of an external ram memory by the cell processor 62.

30 After processing by the buffer 52, for the remaining cells, a subset of ATM header and appended bits are used to create a search key as shown in Figure 6. The search key is divided into two search keys, the Primary Search Key and the Secondary Search Key. The Primary
35 Search Key is constructed with the identification of the physical layer device and Field A while the Secondary Key is composed of three fields. The first field is the

Selector bit, the second field is Field B, and the final field is the VPI/VCI taken from the cell's header. Once the search keys are assembled the Primary Search Key is first used to address an external direct look-up table to look up the address of a root node of a search tree. From this root node, the Secondary Search Key is used by a search algorithm to find the cell's virtual channel (VC) table address held in external SRAM 80. The VC table is a table containing entries for cell identification, routing and performance monitoring. If the search process does not lead to the successful identification of the cell concerned, that is no valid VC table address is returned that matches the Secondary Search Key contents, the cell is discarded as invalid. Optionally, the cell is routed to a microprocessor cell interface 60. The VPI/VCI search results in a SA value which points to a VC table entry. The microprocessor 62 retrieves the table entry identified by the SA value. The VC table entry is shown in Figure 7.

Appended octets on incoming cells are removed after they have been used for VC identification. Once VC identification has been made, new octets contained in the VC table can be appended to each cell. The new octets are contained in locations identified by SA=0011, 1001 and 1010. If the 16 bit bus format is configured on the Output Cell Interface 62, the 8 bit pre/postpend in the SA=0011 word is placed in the user defined octet following the Header Error Correction (HEC) octet location. If the 8 bit bus format is configured on the Output Cell Interface 62, the 8 bit pre/postpend in the SA=0011 word is the first appended octet. All other appended octets are sequenced in the enhanced UTOPIA data bus structure starting with the most significant octets of SA=1001 and ending with the least significant octet of SA=1010.

The header contents of each cell can be replaced or portions thereof altered. The location accessed by

SA=1000 contains the new header. The VPI portion of the header, the VCI portion, or both can be replaced with new values recovered from the VC table once VC identification has been made. The PTI field is not modified by the translation process. Header translation can be disabled for cells passing through the Auxiliary Cell Interface. This provides the flexibility of passing cells from an ingress ATM layer device 10 to an egress ATM layer device 28 as shown in Figure 1.

10

Each non-operating and management cell is routed according to its physical layer device ID field (PHY ID). The ATM layer device 10 issues a write enable signal to each physical layer device 14 in turn. If a given physical layer device 14 wishes to pass a cell on to the ATM layer device 10, its PHY ID field must match the index of the write enable signal used to transfer the cell into the ATM layer device 14.

20

The destination of each Operation and Management (OAM) cell depends on the type of OAM cell and whether the ATM layer device 14 is the end-point for that particular OAM flow. If the ATM layer device 10 is an end point, the default configuration terminates and processes all OAM cells except Activate/Deactivate and Loopback cells, which are routed to the Microprocessor Buffer 64. Activation/Deactivation cells are used by the management entity to implement the handshaking required to initiate or cease performance monitoring or continuity check processes. Loopback cells are returned at a specified endpoint to the originating source of the cell to verify connectivity.

30

Cell rate policing is performed according to a Virtual Scheduling Algorithm which polices any combination of user cells, OAM cells, high priority cells or low priority cells. The virtual scheduling algorithm updates a Theoretical Arrival Time (TAT), which is the "nominal"

35

arrival time of the cell assuming equally spaced cells when the source is active. If the actual arrival time of a cell is not "too" early relative to the TAT, in particular if the actual arrival time is after TAT-L, then the cell is conforming, otherwise the cell is non-conforming.

The ATM layer device 10 maintains cell counts on a per VC basis and over the aggregate cell stream. The parameters stored are the number of low priority cells, the number of high priority cells, the number of CLP=1 cells violating the traffic contract (non-conforming), and the number of CLP=0 cells violating the traffic contract. The number of cells discarded by the policing function and the number of cells reduced from high to low priority can be derived from the above counts and other information. The low and high priority cell counts represent the state of the cells before policing. The violation counts can be used to derive the cell counts after policing.

Performance monitoring is effected by storing the forward monitoring and backward reporting parameters on a per-VC basis such as number of lost cells, number of misinserted cells, number of BIP-16 errors (the BIP-16 error detection code is a bit interleaved parity calculation using even parity) and the number of severely errored cell blocks.

The ATM layer device 10 terminates and monitors F4 (VPC) and F5 (VCC) OAM flows. Upon receipt of an OAM cell, the CRC-10 is checked. If the check sum is incorrect the OAM cell is discarded and the global errored OAM cell count is incremented. Otherwise, further processing is dependent upon the contents of the OAM Cell Type field. Activate/Deactivate and Loopback cells are passed to the microprocessor cell buffer 64 for external processing. If a connection is not provisioned as an end point, all incoming OAM cells with a correct CRC-10 are passed to the

Output Cell Interface (subject to policing). At flow end points all OAM cells are terminated.

When used in ingress applications ATM layer devices 10 receive cells from multiple physical layer devices 14, processes them and passes them to a single ATM switch 12. Thus, in the ingress mode the ATM layer device 10 operates as a multiple physical layer device master on its input side, selecting between the physical layer devices based upon the availability of cells.

On the output side of an ingress ATM layer device 10, the latter operates as a single physical layer device slave. The output side informs the switch core if it has a cell available for transfer, and waits for the switch 12 to authorize that transfer. The entire output buffer space of the ATM layer device 10 is dedicated to buffering the transfer of cells to the switch 12. If this buffer becomes full as a result of the switch 12 being blocked, the ATM layer device 10 can either dump the oldest cell in the buffer, or apply back-pressure to all of its input physical layer devices 14, depending upon how it has been configured.

Another feature provided by the ATM layer devices operating in ingress mode is logical multi-casting. Logical multi-casting involves the ATM layer device 10 copying the appropriate cell multiple times, with different cell headers each time and transferring each to the switch 12. When this is done the design takes into account the possibility that the input physical layer devices 14 may be backed-up as a result, with possible cell loss occurring.

When used in transparent egress mode the ATM layer device 28 operates like an independent "in-line" processor for cells coming from the ATM Switch 12 destined for each of the physical layer devices 14 in that device 28

operates like there is a separate ATM layer device for each physical layer device 14. The ATM layer device 28 appears to the switch like a separate entity attached to the front of each physical layer device 14. On the output side, the
5 ATM layer device 28 operates as a multiple physical layer device master, selecting between the physical layer devices 14 based on indications of transmit buffer space availability.

10 The input side of the ATM layer device 28, operates like multiple physical layer device slaves. Device 28 splits its internal buffer space up between each of the physical layer devices 14 it is representing, and determines for each physical layer device whether there is
15 more space available. When this determination has been made it is reflected back to the switch 12, separately for each physical layer device 14, as an indication of whether or not each physical layer device 14 has buffer space available. The switch 12 then authorizes cell transfers to
20 each physical layer device 14. The overall result is a division of the ATM layer device 28 buffer space between the physical layer devices 14, with back-pressure occurring for any physical layer device 14 which fills its share.

25 In the egress routing mode the ATM layer device acts like an extension of the ATM switch, making the final routing of the cells to the multiple physical layer devices attached to it. Once the virtual channel (VC) of a cell is identified the corresponding VC table entry contains the
30 physical layer device 14 to which that cell should be routed.

 In routing mode the input side of the ATM layer device 28 operates as a single physical layer device slave.
35 That is, as one ATM layer device 28 is accepting all of the ATM switch output for the physical layer devices 14, its output side operates as a multiple physical layer device

master, selecting between the physical layer devices 14 based on their indicated buffer space availability.

Accordingly, while this invention has been
5 described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative
embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon
10 reference to this description. It is therefore contemplated that the appended claims will cover any such modifications or embodiments as fall within the true scope of the invention.

CLAIMS

1. An ATM layer device for interfacing between physical layer devices and an ATM switch comprising a single input cell interface capable of coupling to a plurality of physical layer devices.
2. A device according to claim 1, including a single output cell interface capable of interfacing with a plurality of physical layer devices coupled to said input cell interface.
3. A device according to claim 1, wherein said input cell interface selects between the physical layer devices based upon the availability of cells.
4. A device according to claim 1, including means for prepending and postpending of switch routing information to cells destined to enter said switch and for removing such information from cells having left said switch and means for selectively activating and deactivating said means for prepending and postpending.
5. A device according to claim 2, including a single shared bus capable of coupling to a plurality of physical layer devices and to said input cell interface.
6. A device according to claim 1, including a four cell buffer coupled to said input cell interface and an external RAM address look-up, said external RAM address look-up operative to look up cell addresses simultaneously for three cells at a time on a time interleaved basis.
7. A device according to claim 2, wherein said

output cell interface which, when in an ingress mode, informs a switch core it if has a cell available for transfer and waits for the switch to authorize transfer of the cell.

8. A device according to claim 1, wherein cells from a switch destined to a particular physical layer device are treated independently from any other cells destined to other physical layer devices when said device is in an egress mode.

9. A device according to claim 2, wherein said output cell interface is couplable to a plurality of physical layer devices and said output cell interface selects between the plurality of physical layer devices based upon transmit buffer space available when said device is in an egress mode.

10. A device according to claim 1, including a cell processor and an external ram address look-up for accessing entries of a VC table based upon cell header information and a physical layer device address for identifying cells.

11. A device according to claim 1, including means for translating cell headers which includes a cell processor and an external ram address look-up for accessing VPI/VCI translation tables contained in VC table entries of a VC table.

12. A device according to claim 1, including means for policing virtual channel specifications which includes a cell processor and an external ram address look-up for accessing VPI/VCI policing information contained in table entries of a VC table.

13. A device according to claim 1, including means for monitoring performance which includes a cell processor and an external ram address look-up for accessing VPI/VCI performance information contained in table entries of a VC table.

14. A device according to claim 2, including an auxiliary cell interface and a microprocessor interface which, together with said output cell interface, are operative to transfer cells independently of each other.

15. A device according to claim 2, including means for combining physical layer device identification information in said cell prepended and postpended information and combining this with VPI/VCI values when cell identification is made.

16. An ATM layer device as claimed in claim 1 substantially as hereinbefore described with reference to the accompanying Figures of drawings.



The
Patent
Office

18

Application No: GB 9615000.8
Claims searched: 1-16

Examiner: Simon Rees
Date of search: 23 October 1996

Patents Act 1977
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK CI (Ed.O): H4K (KTK)

Int CI (Ed.6): H04Q (11/04), H04L (12/56), H04J (3/24)

Other: Online: WPI, INSPEC

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
A, P	US5485456A (Shtayer) Whole document, especially lines 35-44 of column 2, lines 27-37 of column 3, lines 37-48 of column 4, lines 11-13 of column 5	1, 5
X	US5418786A (Loyer) Whole document, especially lines 31-34 of column 5.	1

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.
Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.